Easy-Logic's fully automatic ECO solution uses patented technology to produce smallest-possible optimized patches in a fraction of the regular run time. The function change considers subsequent design impact such as scan chain stitching, low power constraints, clock tree and routing delays, in a single job flow.
EasylogicECO is not only robust, but also easy to use, and the turnaround time is short. The goal is to help the design team complete the ECO task from RTL change to timing closure effortlessly. The short turnaround time further allows the design team to try out different RTL coding methods, and to eventually find the optimal ECO results.
The key to success is to preserve the current design netlist as much as possible and use the smallest patch. Therefore, identifying the most optimized logic point in the design to insert the change is always the ultimate rule EasylogicECO follows.
What is Functional ECO
Engineering Change Order (ECO) is a design method that revises an existing ASIC design by placing a relatively small patch circuit into the design in order to avoid a full-blown re-design project. Functional ECO is a process that generates required patches based on a design specification change. Therefore, it is obvious that functional ECO, compared to re-spinning a whole design project, is a preferable method as it offers a significant advantage of much shorter project cycle and substantially lower manufacturing cost.
The Easy Way to Achieve ECO Success
Tel: +86-755-82556054
Address: Room 2110, 21/F, Building 1, No. 5 Shihua Rd, CFC, Futian District, Shen Zhen,China
E-mail: info@easylogiceda.com
粤公网安备 44030402005494号 粤ICP备2021174603号 design by 极简慕枫. (Registration No at the Ministry of Industry and Information Technology)
